

PALM INTRANET

Day: Thursday

Date: 1/3/2008 Time: 21:41:43

Inventor Name Search Result

Your Search was:

Last Name = VENKATA First Name = RAMANAND

	72 / ///	[C ₁ ,]	D (120 1		Ir.
Application#					Inventor Name
10059014	Not Issued	93	01/29/2002	CLOCK DATA RECOVERY WITH DOUBLE EDGE CLOCKING BASED PHASE DETECTOR AND SERIALIZER/DESERIALIZER	VENKATA, RAMANAND
10195229	6750675	150	07/11/2002	PROGRAMMABLE LOGIC DEVICES WITH MULTI- STANDARD BYTE SYNCHRONIZATION AND CHANNEL ALIGNMENT FOR COMMUNICATION	VENKATA, RAMANAND
10273899	7180972	150	10/16/2002	CLOCK SIGNAL CIRCUITRY FOR MULTI-PROTOCOL HIGH- SPEED SERIAL INTERFACE CIRCUITRY	VENKATA, RAMANAND
10317262	6854044	150	12/10/2002	BYTE ALIGNMENT CIRCUITRY	VENKATA, RAMANAND
10317264	7305058	150	12/10/2002	MULTI-STANDARD CLOCK RATE MATCHING CIRCUITRY	VENKATA, RAMANAND
10349541	7138837	150	01/21/2003	DIGITAL PHASE LOCKED LOOP CIRCUITRY AND METHODS	VENKATA, RAMANAND
10454626	6724328	150	06/03/2003	BYTE ALIGNMENT FOR SERIAL DATA RECEIVER	VENKATA, RAMANAND
10455773	<u>6867616</u>	150	06/04/2003	PROGRAMMABLE LOGIC DEVICE SERIAL INTERFACE HAVING DUAL-USE PHASE- LOCKED LOOP CIRCUITRY	VENKATA, RAMANAND
10609091	Not Issued	93		DYNAMIC SPECIAL CHARACTER SELECTION FOR USE IN BYTE ALIGNMENT CIRCUITRY	VENKATA, RAMANAND
10612253	6842034	150	07/01/2003	SELECTABLE DYNAMIC RECONFIGURATION OF	VENKATA, RAMANAND

				PROGRAMMABLE EMBEDDED	
10637982	7272677	150	08/08/2003	MULTI-CHANNEL SYNCHRONIZATION FOR PROGRAMMABLE LOGIC DEVICE SERIAL INTERFACE	VENKATA, RAMANAND
10670813	7131024	150	09/24/2003	MULTIPLE TRANSMIT DATA RATES IN PROGRAMMABLE LOGIC DEVICE SERIAL INTERFACE	VENKATA, RAMANAND
10670845	6888376	150	09/24/2003	MULTIPLE DATA RATES IN PROGRAMMABLE LOGIC DEVICE SERIAL INTERFACE	VENKATA, RAMANAND
<u>10714069</u>	Not Issued	71	11/14/2003	Circuitry for padded communication protocols	VENKATA, RAMANAND
10789406	6970117	150		BYTE ALIGNMENT FOR SERIAL DATA RECEIVER	VENKATA, RAMANAND
10835081	6963223	150	04/28/2004	PROGRAMMABLE LOGIC DEVICES WITH MULTI- STANDARD BYTE SYNCHRONIZATION AND CHANNEL ALIGNMENT FOR COMMUNICATION	VENKATA, RAMANAND
10923129	Not Issued	71	08/20/2004	Digital phase locked loop circuitry and methods	VENKATA, RAMANAND
10969450	7151470	150	10/20/2004	DATA CONVERTER WITH MULTIPLE CONVERSIONS FOR	VENKATA, RAMANAND
				PADDED-PROTOCOL INTERFACE	
10977952	7183797	150	10/29/2004		VENKATA, RAMANAND
10977952 10984684	7183797			INTERFACE NEXT GENERATION 8B10B	
		150	11/09/2004	INTERFACE NEXT GENERATION 8B10B ARCHITECTURE	RAMANAND VENKATA,
10984684	7039787	150	12/01/2004	INTERFACE NEXT GENERATION 8B10B ARCHITECTURE BYTE ALIGNMENT CIRCUITRY SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED	RAMANAND VENKATA, RAMANAND VENKATA,
10984684 11005390	7039787 7071726 Not	150	11/09/2004 12/01/2004 01/28/2005	INTERFACE NEXT GENERATION 8B10B ARCHITECTURE BYTE ALIGNMENT CIRCUITRY SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP Programmable logic device serial interface having dual-use phase-	RAMANAND VENKATA, RAMANAND VENKATA, RAMANAND VENKATA,
10984684 11005390 11047367	7039787 7071726 Not Issued Not	150 150 160	11/09/2004 12/01/2004 01/28/2005 05/20/2005	INTERFACE NEXT GENERATION 8B10B ARCHITECTURE BYTE ALIGNMENT CIRCUITRY SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP Programmable logic device serial interface having dual-use phase- locked loop circuitry Byte re-ordering circuitry and	RAMANAND VENKATA, RAMANAND VENKATA, RAMANAND VENKATA, RAMANAND VENKATA, RAMANAND

	Issued			logic device serial interface	RAMANAND
11177034	Not Issued	30		Multiple data rates in programmable logic device serial interface	VENKATA, RAMANAND
11189209	Not Issued	30	07/26/2005	Programmable logic devices with multi-standard byte synchronization and channel alignment for communication	VENKATA, RAMANAND
11200579	7292070	150	08/09/2005	PROGRAMMABLE PPM DETECTOR	VENKATA, RAMANAND
11288810	Not Issued	30	11/28/2005	Multi-channel communication circuitry for programmable logic device integrated circuits and the like	VENKATA, RAMANAND
11359273	Not Issued	25	02/21/2006	Deserializer circuitry for high-speed serial data receivers on programmable logic device integrated circuits	VENKATA, RAMANAND
11364589	Not Issued	30	02/27/2006	Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits	VENKATA, RAMANAND
11367008	Not Issued	160	03/01/2006	Byte alignment circuitry	VENKATA, RAMANAND
11385263	Not Issued	160	03/20/2006	Byte alignment for serial data receiver	VENKATA, RAMANAND
11539006	Not Issued	41	10/05/2006	PROGRAMMABLE LOGIC DEVICE WITH SERIAL INTERCONNECT	VENKATA, RAMANAND
11650163	7310399	150	01/05/2007	CLOCK SIGNAL CIRCUITRY FOR MULTI-PROTOCOL HIGH- SPEED SERIAL INTERFACE CIRCUITRY	VENKATA, RAMANAND
11655797	Not Issued	30	01/18/2007	Next generation 8B10B architecture	VENKATA, RAMANAND
60273674	Not Issued	159	03/06/2001	Clock data recovery circuitry associated with programmable logic device circuitry	VENKATA, RAMANAND
60274040	Not Issued	159	03/07/2001	Clock data recovery circuitry associated with programmable logic device circuitry	VENKATA, RAMANAND
60323188	Not Issued	159	09/17/2001	Multi-standard byte synchronization and channel alignment mechanism	VENKATA, RAMANAND
60672433	Not Issued	159	04/18/2005	Multiple data rates in programmable logic device serial interface	VENKATA, RAMANAND
60699822	Not	159	07/14/2005	Programmable PPM detector	VENKATA,

	Issued			RAMANAND
60705536	Not Issued	159	Dual quad PLD/Hard IP interface control	VENKATA, RAMANAND
60707615	Not Issued	159	Programmable width byte ordered PMA/PCS interface	VENKATA, RAMANAND
60753450	Not Issued	159	Source synchronous embedded SERDES FPGA architecture	VENKATA, RAMANAND

Inventor Search Completed: No Records to Display.

0 1 4 41 - 1 - 4	Last Name	First Name	
Search Another: Invento	VENKATA	RAMANAND	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

Day: Thursday

Date: 1/3/2008 Time: 21:41:54

o (#

PALM INTRANET

Inventor Name Search Result

Your Search was:

Last Name = TON First Name = BINH

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10612253	6842034	150	07/01/2003	SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP	TON, BINH
10714069	Not Issued	71	11/14/2003	Circuitry for padded communication protocols	TON, BINH
11005390	7071726	150	12/01/2004	SELECTABLE DYNAMIC RECONFIGURATION OF PROGRAMMABLE EMBEDDED IP	TON, BINH
11286038	7268582	150	11/22/2005	DPRIO FOR EMBEDDED HARD IP	TON, BINH
11737654	Not Issued	30		MEGAFUNCTION BLOCK AND INTERFACE	TON, BINH
60672433	Not Issued	159		Multiple data rates in programmable logic device serial interface	TON, BINH

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	TON	BINH	Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page

PLUS Search Results for S/N 10714069, Searched Thu Dec 28 09:22:50 EST 2006 The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

5684482 55

5694428 55